Sunday, May 20		Monday, May 21				Tuesday, May 22				Wednesday, May 23			
08:00	Tutorial Registration	08:00	Symposium Registration			08:00	Symposium Registration			08:00	Symposium Registration		
		08:30	<b>Opening Session</b>		08:30	7A	7B	7C	08:30	11A	11B		
09:00	Tutorials		Keynote Invited Address				Memory Test	Delay Faults, IEEE 1500 and IJTAG/SJTAG	Key Technology: Electrical Contacts		Diagnosis and Yield Improvement	Single Event Upsets	
						10:00	Poster Session 8		10:00	Poster Session 12			
10:30	Coffee	10:30	Coffee			Coffee				Coffee			
11:00	Tutorials	11:00	2A	2B	2C	11:00	9A	9B	9C	11:00	Panel 13A	Special 13B	
			Fault and Defect Diagnosis	Mixed Signal DFT and Test	Advanced DFT Tools		On-Line Testing and Self-Test	Fault Grading and Test Quality	Test Communities		Error Tolerance: Are Good-enough Chips Good Enough?	Test Access for Chips, Boards and Multi-Board Systems: What is Really Needed?	
12:30	Lunch	12:30	Lunch			12:30	Lunch			12:30	Lunch		
13:30	Tutorials												
		14:00	3A	3B	<b>3C</b> Exciting Test	14:00	System-in-	ET 10B	ET 10C Wafer Level	14:00	1	4	
15:00	Coffee		NoC Testing	Advances in RF Test	Equipment and Solutions	15:00	Package (SiP), Benchmarking Reliability			Delay and Performance Test			
15:30	Tutorials	15:30	Poster Session 4		15:30				15:30	Closing Session			
			Coffee						16:00	Affiliated Workshop			
		16:30	5A	5B	5C						- SDD		
17:00	Symposium Registration		Diagnosis and Debug	Simulation and Verification	Intelligent Test Flows								
	18:00		Panel 6	Panel 6A ET 6B			Social Event						
18:30			Logic BIST and Test-Data Low Power Test										
19:00	Organ Concerto	1	Compression: Friends or Foes?								Presentation Session		
19:30	Welcome Reception	19:30									Poster Session		
		20:00									Vendor Session Panel Session Embedded Tutorial		
				Dinner									
				Diffici									
											Special Session	on	